Embedded Intelligence

Page 2 of 8.

1. Niklas Bruns; Vladimir Herdt; Eyck Jentzsch; Rolf Drechsler

   RISC-V Processor Verification with Coverage-guided Aging

   In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV). ITG/GMM/GI-Workshop "Methoden und …

2. Milan Funck; Vladimir Herdt; Rolf Drechsler

   Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions

   In: 25th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS). IEEE International Symposium on Design and …

3. Sören Tempel; Vladimir Herdt; Rolf Drechsler

   SymEx-VP: An Open Source Virtual Prototype for OS-Agnostic Concolic Testing of IoT Firmware

   In: Journal of Systems Architecture: Embedded Software Design (JSA), Vol. 125, Elsevier, 2022.

4. Pascal Pieper; Vladimir Herdt; Daniel Große; Rolf Drechsler

   Verifying SystemC TLM Peripherals using Modern C++ Symbolic Execution Tools

   In: 59th Design Automation Conference (DAC). Design Automation Conference (DAC-2022), July 10-14, San Francisco, USA, 2022.

5. Niklas Bruns; Vladimir Herdt; Daniel Große; Rolf Drechsler

   Efficient Cross-Level Processor Verification using Coverage-guided Fuzzing

   In: Great Lakes Symposium on VLSI (GLSVLSI). ACM Great Lakes Symposium on VLSI (GLSVLSI-2022), June 6-8, Irvine, USA, 2022.

6. Pascal Pieper; Vladimir Herdt; Rolf Drechsler

   Advanced Environment Modeling and Interaction in an Open Source RISC-V Virtual Prototype

   In: Great Lakes Symposium on VLSI (GLSVLSI). ACM Great Lakes Symposium on VLSI (GLSVLSI-2022), June 6-8, Irvine, USA, 2022.

7. Sören Tempel; Vladimir Herdt; Rolf Drechsler

   Towards Quantification and Visualization of the Effects of Concretization during Concolic Testing

   In: IEEE Embedded Systems Letters (ESL), IEEE, 2022.

8. Sallar Ahmadi-Pour; Sangeet Saha; Vladimir Herdt; Rolf Drechsler; Klaus McDonald-Maier

   Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study

   In: Euromicro Conference on Digital System Design (DSD). Euromicro Conference on Digital System Design (DSD), August 31 - September 2, Gran Canaria, …

9. Tim Meywerk; Arthur Niedzwiecki; Vladimir Herdt; Rolf Drechsler

   Simulation-Based Debugging of Formal Environment Models

   In: The 30th Mediterranean Conference on Control and Automation (MED). Mediterranean Conference on Control and Automation (MED), June 28 - July 1, …

10. Alexander Fratzer; Vladimir Herdt; Christoph Lüth; Rolf Drechsler

    Virtual Prototype based Analysis of Neural Network Cache Behavior for Tiny Edge Device

    In: Forum on Specification & Design Languages (FDL). Forum on Specification & Design Languages (FDL-2022), September 14-16, Linz, Austria, 2022.

• 1
• 2
• 3
• …
• 8
• next