Skip to main content Skip to main navigation

Publikationen

Seite 55 von 58.

  1. Data Extraction from SystemC Designs using Debug Symbols and the SystemC API

    In: IEEE Computer Society Annual Symposium on VLSI. IEEE Computer Society Annual Symposium on VLSI (ISVLSI-13), August 5-8, Natal, Brazil, IEEE, 2013.

  2. Cone of Influence Analysis at the Electronic System Level Using Machine Learning

    In: José Silva Matos; Francesco Leporati (Hrsg.). 16th Euromicro Conference on Digital System Design - Proceedings. Euromicro Conference on Digital …

  3. Stephan Eggersglüß; Robert Wille; Rolf Drechsler

    Improved SAT-based ATPG: More Constraints, Better Compaction

    In: Proceedings of the 2013 IEEE/ACM International Conference on Computer-Aided Design. IEEE/ACM International Conference on Computer-Aided Design …

  4. Nabila Abdessaied; Mathias Soeken; Robert Wille; Rolf Drechsler

    Exact Ttemplate Matching using Boolean Satisfiability

    In: International Symposium on Multiple-Valued Logic. International Symposium on Mathematical Foundations of Computer Science (MFCS), Pages 328-333, …

  5. Nabila Abdessaied; Robert Wille; Mathias Soeken; Rolf Drechsler

    Reducing the depth of quantum circuits using additional circuit lines

    In: International Conference on Reversible Computation - Proceedings. International Conference on Reversible Computation (RC), Pages 221-233, …

  6. Laura Tague; Mathias Soeken; Shin-ichi Minato; Rolf Drechsler

    Debugging of Reversible Circuits using πDDs

    In: Proceedings of the 43rd International Symposium on Multiple-Valued Logic. IEEE International Symposium on Multiple-Valued Logic (ISMVL-2013), …

  7. Robert Wille; Hongyan Zhang; Rolf Drechsler

    Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits

    In: Proceedings of the 43rd International Symposium on Multiple-Valued Logic. IEEE International Symposium on Multiple-Valued Logic (ISMVL-2013), …

  8. Nabila Abdessaied; Mathias Soeken; Robert Wille; Rolf Drechsler

    Exact Template Matching Using Boolean Satisfiability

    In: Proceedings of the 43rd International Symposium on Multiple-Valued Logic. IEEE International Symposium on Multiple-Valued Logic (ISMVL-2013), …

  9. Stephan Eggersglüß; Rolf Drechsler

    A Highly Fault-Efficient SAT-Based ATPG Flow

    In: IEEE Design & Test of Computers, Vol. 29, No. 4, Pages 63-70, IEEE Press, 7/2012.

  10. Stephan Eggersglüß; Rolf Drechsler

    High Quality Test Pattern Generation and Boolean Satisfiability

    ISBN 978-1-4419-9975-7, Springer, 3/2012.