Skip to main content Skip to main navigation

Publikationen

Seite 1 von 5.

  1. Security Coverage Metrics for Information Flow at the System Level

    In: 29th Asia and South Pacific Design Automation Conference (ASP-DAC). Asia and South Pacific Design Automation Conference (ASP-DAC-2024), January …

  2. Towards Completeness: Security Coverage for System Level IFT

    In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV). ITG/GMM/GI-Workshop "Methoden und …

  3. Towards ML-based Performance Estimation of Embedded Software: A RISC-V Case Study

    In: Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV). ITG/GMM/GI-Workshop "Methoden und …

  4. Muhammad Hassan; Sallar Ahmadi-Pour; Khushboo Qayyum; Chandan Kumar Jha; Rolf Drechsler

    LLM-guided Formal Verification Coupled with Mutation Testing

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2024), March 25-27, Valencia, Spain, 2024.

  5. Khushboo Qayyum; Sallar Ahmadi-Pour; Muhammad Hassan; Chandan Kumar Jha; Rolf Drechsler

    LLM-Assisted High Quality Invariants Generation for Formal Verification

    In: Design, Automation & Test in Europe (DATE). Design, Automation & Test in Europe (DATE-2024), March 25-27, Valencia, Spain, 2024.

  6. Exploring the Potential of Decision Diagrams for Efficient In-Memory Design Verification

    In: 34th Great Lakes Symposium on VLSI (GLSVLSI). ACM Great Lakes Symposium on VLSI (GLSVLSI-2024), June 12-14, Tampa Bay Area, USA, o.A, 2024.

  7. Khushboo Qayyum; Muhammad Hassan; Sallar Ahmadi-Pour; Chandan Kumar Jha; Rolf Drechsler

    Late Breaking Results: LLM-assisted Automated Incremental Proof Generation for Hardware Verification

    In: 61st Design Automation Conference (DAC). Design Automation Conference (DAC-2024), June 23-27, San Francisco, USA, 2024.

  8. Kemal Çağlar Coşkun; Muhammad Hassan; Lars Hedrich; Rolf Drechsler

    Efficient Equivalence Checking of Nonlinear Analog Circuits using Gradient Ascent

    In: 61st Design Automation Conference (DAC). Design Automation Conference (DAC), June 23-27, San Francisco, USA, 2024.

  9. Marcel Merten; Mohammed E. Djeridane; Muhammad Hassan; Niladri Bhattacharjee; Jens Trommer; Thomas Mikolajick; Rolf Drechsler

    Enhancing Resilience against Sequential Attacks on Logic Locking using Evolutionary Strategies

    In: 36. GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ). GI/GMM/ITG Workshop Testmethoden und Zuverlässigkeit von …

  10. cecApprox: Enabling Automated Combinational Equivalence Checking for Approximate Circuits

    In: IEEE Transactions on Circuits and Systems I: Regular Papers, IEEE, 2024.