Publikation
Towards Line-aware Realizations of Expressions for HDL-based Synthesis of Reversible Circuits
Zaid Al-Wardi; Robert Wille; Rolf Drechsler
In: 7th International Conference on Reversible Computation. International Conference on Reversible Computation (RC-07), 7th, July 16-17, Grenoble, France, 2015.
Zusammenfassung
Hardware Description Languages (HDLs) allow for the efficient synthesis of large and complex circuits. Consequently, researchers also investigated their potential in the domain of reversible logic. Here, existing HDL-based synthesis approaches suffer from the significant drawback of employing additional circuit lines in order to buffer intermediate results. In this work, we investigate the possibility of reducing this overhead. For this purpose, an alternative synthesis scheme is proposed and evaluated which aims at a more efficient realization of expressions. The general idea is to re-compute (i.e to undo) sub-expressions as soon as the respective intermediate results are not needed anymore. The observations and discussions result in initial guidelines on how to realize expressions more efficiently as well as a better understanding of the potential of HDL-based synthesis.