Skip to main content Skip to main navigation

Publications

Displaying results 1941 to 1950 of 15035.
  1. Comparing BLE and ESP-NOW for WBAN Applications: A Ring Topology Approach using Dynamic Extended Advertising

    EuCNC/6G Summit (EUCNC & 6G SUMMIT-2025), June 3-6, Poznan, Poland, EuCNC & 6G Summit, IEEE-Explore, 7/2025.

  2. Tim Dahmen; Niklas Rottmayer; Katja Schladitz; Markus Kronenberger; Ziwei He; Miriam Hommel; Petra Gospodnetic; Claudia Redenbach

    Combining Stochastic Geometry and Neural Models of Electron Matter Interaction for the Simulation of Electron Imaging of Porous Materials

    In: Proceedings of the XI International Conference on Coupled Problems in Science and Engineering. International Conference on Coupled Problems in Science and Engineering (Coupled Problems-2025), May 25-28, Villasimius, Sardinia, Italy, IACM, 2025.

  3. Anton Elmiger; Kai von Szadkowski; Timo Korthals

    Syclops: A Modular Pipeline for Procedural Generation of Synthetic Data

    In: Journal of Open Source Software (JOSS), Vol. /, Pages 1-4, JOSS, 2025.

  4. FREQuency ATTribution: Benchmarking Frequency-based Occlusion for Time Series Data

    In: Applied Intelligence (APIN), Vol. 56, No. 108, Pages 1-26, Springer Nature, 2/2026.

  5. Lennart Weingarten; Kamalika Datta; Abhoy Kole; Maya Ambalapat; Saeideh Nabipour; Indranil Sen Gupta; Rolf Drechsler

    A Complete Synthesis and Verification Approach for MAGIC Based In-Memory Computing

    In: 2025 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS). International Conference on Design, Test and Technology of Integrated Systems (DTTIS-2025), 20th, October 15-17, Athens, Greece, IEEE Xplore, 2025.

  6. Lennart Weingarten; Kamalika Datta; Rolf Drechsler

    ForMAt: Formal Verification of Scalable Multiply and Accumulate Units

    In: Forum on specification & Design Languages (FDL). Forum on Specification & Design Languages (FDL), September 10-12, St. Goar, Germany, 2025.

  7. BDD Meets SAT: Binary Hybrid Diagrams for Efficient Generation of Multiple Solutions

    In: Forum on specification & Design Languages (FDL). Forum on Specification & Design Languages (FDL-2025), September 10-12, St. Goar, Germany, 2025.

  8. Deepak Ravibabu; Sallar Ahmadi-Pour; Muhammad Hassan; Abhoy Kole; Chandan Jha; Rolf Drechsler

    System-Level Design Space Exploration for Matrix Multiplication using Compute-In-Memory Unit

    In: Forum on specification & Design Languages (FDL). Forum on Specification & Design Languages (FDL), September 10-12, Schloss Rheinfels, Germany, 2025.

  9. Chandan Jha; Sumit Kumar Jha; Ulf Schlichtmann; Rolf Drechsler

    Formal Verification Techniques and Reliability Methods for RRAM-based Computing-in-Memory

    In: 38th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT-2025), October 21-23, Barcelona, Spain, IEEE, 2025.

  10. Mohammad Reza Heidari Iman; Rolf Drechsler; Chandan Jha; Ali Azarpeyvand; Tara Ghasempouri; Sharjeel Imtiaz; Jaan Raik; Samuele Germiniani; Daniele Nicoletti; Graziano Pravadelli; Giorgio Di Natale

    Application of Functional Verification Techniques in Hardware Trust

    In: 38th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT-2025), October 21-23, Barcelona, Spain, IEEE, 2025.