Skip to main content Skip to main navigation

Publications

Displaying results 1801 to 1810 of 2307.
  1. Quadrupeds for Planetary Exploration: Field Testing Control Algorithms on an Active Volcano

    In: 18th Symposium on Advanced Space Technologies in Robotics and Automation. ESA/Estec Symposium on Advanced Space Technologies in Robotics and Automation (ASTRA-2025), October 7-9, Leiden, Netherlands, ESA, 10/2025.

  2. “Do You Even Need a City Guide Anymore?” Expert Adoption of XR Technology for Guided City Tours

    In: 2025 IEEE International Symposium on Mixed and Augmented Reality (ISMAR). IEEE International Symposium on Mixed and Augmented Reality (ISMAR-2025), October 8-12, Daejeon, Korea, Republic of, IEEE, 2025.

  3. Mathieu Deremetz; Giuseppe Ventura; Jacob Beck; Pierre Letier; Raphaël Boissonnade; Côme Berger; Montserrat Diaz-Carrasco; Ana Luisa Ruiz; Thomas A. Schervan; Christopher Zeis; Mehmed Yüksel; Wiebke Brinkmann; Fabien Marty; Matisse Briand

    Design of an Interoperable Interface for In-Space Operations and Services of Modular Spacecraft

    In: International Astronautical Congress. International Astronautical Congress (IAC-2025), 76th International Astronautical Congress (IAC), located at IAC-2025, September 29 - October 3, Sydney, AU-NSW, Australia, IAF, 2025.

  4. Lennart Weingarten; Kamalika Datta; Rolf Drechsler

    ForMAt: Formal Verification of Scalable Multiply and Accumulate Units

    In: Forum on specification & Design Languages (FDL). Forum on Specification & Design Languages (FDL), September 10-12, St. Goar, Germany, 2025.

  5. BDD Meets SAT: Binary Hybrid Diagrams for Efficient Generation of Multiple Solutions

    In: Forum on specification & Design Languages (FDL). Forum on Specification & Design Languages (FDL-2025), September 10-12, St. Goar, Germany, 2025.

  6. Deepak Ravibabu; Sallar Ahmadi-Pour; Muhammad Hassan; Abhoy Kole; Chandan Jha; Rolf Drechsler

    System-Level Design Space Exploration for Matrix Multiplication using Compute-In-Memory Unit

    In: Forum on specification & Design Languages (FDL). Forum on Specification & Design Languages (FDL), September 10-12, Schloss Rheinfels, Germany, 2025.

  7. Chandan Jha; Sumit Kumar Jha; Ulf Schlichtmann; Rolf Drechsler

    Formal Verification Techniques and Reliability Methods for RRAM-based Computing-in-Memory

    In: 38th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT-2025), October 21-23, Barcelona, Spain, IEEE, 2025.

  8. Mohammad Reza Heidari Iman; Rolf Drechsler; Chandan Jha; Ali Azarpeyvand; Tara Ghasempouri; Sharjeel Imtiaz; Jaan Raik; Samuele Germiniani; Daniele Nicoletti; Graziano Pravadelli; Giorgio Di Natale

    Application of Functional Verification Techniques in Hardware Trust

    In: 38th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT-2025), October 21-23, Barcelona, Spain, IEEE, 2025.