Skip to main content Skip to main navigation

Publikationen

Zeige Ergebnisse 121 bis 130 von 14734.

  1. Jan Zielasko; Rolf Drechsler

    Identifying Hardware Optimizations for Neural Network Inference using Virtual Prototypes

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2026), April 20-22, Verona, Italy, 2026.

  2. Anna Bernasconi; Valentina Ciriani; Gianmarco Cuciniello; Caroline Dominik; Rolf Drechsler

    Polynomial Verification of 2-Affine Spaces

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE), April 20-22, Verona, Italy, o.A:, 2026.

  3. Mohamed Nadeem; Chandan Jha; Rolf Drechsler

    PolyEMAC: Polynomial Error Metrics Analysis in Approximate Computing

    In: 39th International Conference On VLSI Design. International Conference on VLSI Design (VLSID-2026), January 3-4, Pune, India, 2026.

  4. Robert Simon Schiff; Natalie Kohler; Mareike Böckel; Ralf Möller; Sebastian Wolfrum; Mattis Hartwig

    Early Prediction of Hospital Admission and Specialty for Proactive Bed Allocation in the Emergency Department

    In: npj Digital Medicine, Nature Portfolio, 1/2026.

  5. Cuong Tran Van; Trong-Thang Pham; Ngoc-Son Nguyen; Ho Minh Duy Nguyen; Hong Anh Le

    DuFal: Dual-Frequency-Aware Learning for High-Fidelity Extremely Sparse-view CBCT Reconstruction

    In: Transactions on Machine Learning Research (TMLR), Vol. 12/2025, Pages 1-12, Transactions on Machine Learning Research, 2026.

  6. Martha Schnieber; Rolf Drechsler

    Polynomial Test Pattern Generation for Fully Testable Circuits derived from KFDDs

    In: GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ). GI/GMM/ITG Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ-2026), February 22-24, Potsdam, Germany, 2026.

  7. Jan Kleinekathöfer; Muhammad Hassan; Rolf Drechsler

    Secure Open-Source Chip Design: Logic Locking and Attack Analysis within the OpenLane Flow

    In: GI/GMM/ITG Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ). GI/GMM/ITG Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (TuZ-2026), February 22-24, Potsdam, Germany, 2026.

  8. Julio Daniel Guerra Hollstein; Shaoyi Huang; Rolf Drechsler; Bing Li; Yalin Zhang

    Late Breaking Results: Conversion of Neural Networks into Logic Flows for Edge Computing

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2026), April 20-22, Verona, Italy, 2026.

  9. Jan Kleinekathöfer; Lennart Weingarten; Kamalika Datta; Rolf Drechsler

    Late Breaking Results: Efficient Formal Verification of Highly Optimized MAC Units

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE-2026), April 20-22, Verona, Italy, 2026.

  10. Mohamed Nadeem; Chandan Jha; Rolf Drechsler

    Late Breaking Results: PolyRAD - Polynomial Formal Verification of Restoring Array Dividers

    In: Design, Automation and Test in Europe Conference (DATE). Design, Automation & Test in Europe (DATE), April 20-22, Verona, Italy, 2026.

Jahr

Mehr Optionen